The continuous scaling down of gate oxide has induced the increases in gate tunneling current. To maintain low leakage current, high-k/metal gate stack is adopted. However, high-k/metal gate stack induces the threshold voltage V th instability [1, 2], mobility degradation [3, 4] , and reliability problems [5, 6] . The main challenge for successful integration of high-k oxide and metal gate is achieving low V th . To obtain the appropriate V th , the capping materials are developed. La 2 O 3 capping layer is used for n-MOSFETs, and Al 2 O 3 capping layer is used for n-MOSFETs. These capping layers control the effective work function of metal gate, and reduce the V th . However, few reports have studied the effect of capping layer thickness on reliability of MOSFETs with high-k/metal gate stack. Since hot carrier effect is serious for short channel device, investigating the effect of La 2 O 3 capping layer thickness on hot carrier degradation of n-MOSFETs with high-k/metal gate stack is important.
Introduction
The continuous scaling down of gate oxide has induced the increases in gate tunneling current. To maintain low leakage current, high-k/metal gate stack is adopted. However, high-k/metal gate stack induces the threshold voltage V th instability [1, 2] , mobility degradation [3, 4] , and reliability problems [5, 6] . The main challenge for successful integration of high-k oxide and metal gate is achieving low V th . To obtain the appropriate V th , the capping materials are developed. La 2 O 3 capping layer is used for n-MOSFETs, and Al 2 O 3 capping layer is used for n-MOSFETs. These capping layers control the effective work function of metal gate, and reduce the V th . However, few reports have studied the effect of capping layer thickness on reliability of MOSFETs with high-k/metal gate stack. Since hot carrier effect is serious for short channel device, investigating the effect of La 2 O 3 capping layer thickness on hot carrier degradation of n-MOSFETs with high-k/metal gate stack is important.
Experimental
The devices for the experiment were high-k/metal gate n-MOSFETs fabricated using 70 nm CMOS technology by Hynix Semiconductor Inc. All devices had the same channel length L of 75 nm and channel width W of 10 μm. The gate-first process was employed with TiN/HfSiO gate stack. La 2 O 3 capping layers were deposited in different sequences and thicknesses either before or after HfSiO deposition to obtain bottom and top capping layer respectively. The thicknesses of La 2 O 3 layers were 2, 5 or 10 Å, and the bottom layer of gate stack was SiO 2 interfacial layer of 10 Å.
The current-voltage (I-V) characteristics were measured by using HP 4156C semiconductor parameter analyzer, and the capacitance-voltage (C-V) characteristics were measured by using HP 4285A inductance-capacitance-resistance meter. The V th degradation is attributed to the generation of interface trap N it and oxide trap N ot . One way to measure the generation of N it is checking the change in subthreshold slope ΔSS. The increase in interface trap density ΔD it is obtained from [7, 8] Fig. 3 shows I d -V g characteristics of 10 Å bottom capping layer MOSFET before and after hot carrier stress. A considerable ΔSS occurs after hot carrier stress of 2,000 s. The inset of Fig. 3 is ΔSSs with the change in thickness of La 2 O 3 layer after hot carrier stress. There are little differences in SS degradation in case of top capping layer, but SS degradation increases as the thickness of bottom capping layer increases. Therefore, ΔD it with the increases in stress time is intensified as the thickness of bottom capping layer increases.
Results and Discussion
From above results, 10 Å bottom capping layer MOS-FET has more interface traps than 10 Å top capping layer MOSFET after hot carrier stress. However, the V th degradations of two devices are almost the same. This is because the amount of N ot generation after hot carrier stress is different each other. Fig. 4 shows C-V characteristics of 10 Å top capping layer MOSFET, and there is a significant hysteresis of V FB . From the inset of Fig. 4 , V FB hysteresis increases as the thickness of La 2 O 3 layer increases. This hysteresis is attributed to N ot [9, 10] . Top capping layer MOSFETs have more N ot than bottom capping layer MOSFETs. Furthermore, the change in V FB hysteresis with the change in thickness of top capping layer is much greater than that of bottom capping layer. This implies that thicker top capping layer MOSFET intensifies the generation of N ot induced by hot carrier stress because MOSFET having many initial N ot is more prone to degradation.
In summary, bottom capping layer influence the N it , and top capping layer influence the N ot . The increases in bottom capping layer thickness causes the increase in N it , and the increases in top capping layer thickness causes the increases in N ot during hot carrier stress. As a result, the thickness and position of La 2 O 3 capping layer should be carefully chosen considering V th adjustment and reliability. 
Conclusions
The effect of La 2 O 3 capping layer thickness on hot carrier degradation of n-MOSFETs with high-k/metal gate is investigated. Hot carrier degradation is monitored by measuring the threshold voltage V th and subthreshold slope SS. As the thickness of La 2 O 3 layer increases, the V th degradation increases irrespective of La 2 O 3 layer position. The generation of interface trap N it is intensified during hot carrier stress as the thickness of bottom capping layer increases. On the other hand, the generation of oxide trap N ot is intensified during hot carrier stress as the thickness of top capping layer increases.
